WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5: G01R 1/00, H03M 1/00 G06F 1/00, 3/00, 12/00 G06F 13/00

(11) International Publication Number:

WO 91/00523

(43) International Publication Date:

10 January 1991 (10.01.91)

(21) International Application Number:

PCT/US90/03639

(22) International Filing Date:

28 June 1990 (28.06.90)

(30) Priority data: 375,721

30 June 1989 (30.06.89)

US

(71) Applicant: POQET COMPUTER CORPORATION [US/US]; 650 North Mary Avenue, P.O. Box 62199, Sunny-vale, CA 94086-2994 (US).

(72) Inventors: FAIRBANKS, John, P.; 862 Radcliff Court, Sunnyvale, CA 94087 (US). HARPER, Leroy, D.; 19990B Olivewood, Cupertino, CA 95014 (US). PROD-MOU, Stavro, E.; 14975 Page Mill Road, Los Altos, CA 94022 (US). CULLIMORE, Ian, H., S.; 690 Matadero Avenue, Palo Alto, CA 94306 (US). ANGLIN, Noah, L.; 11100 Enchanto Vista, San Jose, CA 95127 (US). ICHI-KAWA, Shinpei; 4094 Gladhill Street, Newbury Park, CA 91320 (US). MACHAMER, Roy, J.; 2810 Franklin Street, No. 34, San Francisco, CA 94123 (US). MIRA-CLE, Gary, R.; 151 Summerhill Drive, Scotts Valley, CA 95066 (US).

(74) Agents: KLIVANS, Norman, R. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, 25 Metro Drive, San Jose, CA 95110 (US).


(81) Designated States: AT, AT (European patent), AU, BB, BE (European patent), BF (OAPI patent), BG, BJ (OAPI patent), BR, CA, CF (OAPI patent), CG (OAPI patent), CH, CH (European patent), CM (OAPI patent), DE*, DE (European patent)*, DK, DK (European patent), ES, ES (European patent), FI, FR (European patent), GA (OAPI patent), GB, GB (European patent), HU, IT (European patent), JP, KP, KR, LK, LU, LU (European patent), MC, MG, ML (OAPI patent), MR (OAPI patent), MW, NL, NL (European patent), NO, RO, SD, SE, SE (European patent), SN (OAPI patent), SU, TD (OAPI patent), TG (OAPI patent).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: PORTABLE LOW POWER COMPUTER



(57) Abstract

A portable battery powered computer (110a and 110b) includes several features to make the computer small in size and low in power consumption, while providing the functionality of a full sized computer.

DESIGNATIONS OF "DE"

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MC	Monaco
AU	Australia	Fi	Finland	MG	Madagascar
BB	Barbados	FR	France	ML	Mali
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Fasso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GR	Greece	NL	Netherlands
BJ	Benin	HU	Hungary	NO	Norway
BR	Brazil	IT	Italy	RO	Romania
CA	Canada	JP	Japan	SD	Sudan
CF	Central African Republic	KP	Democratic People's Republic	SE	Sweden
œ	Congo		of Korca	SN	Senegal
CH	Switzerland	KR	Republic of Korea	SU	Soviet Union
СМ	Cameroon	LI	Liechtenstein	TD	Chad
DE	Germany, Federal Republic of	LK	Sri Lanka	TC	Togo
DK	Dunmark	LU	Luxembourg	us	United States of America

PORTABLE LOW POWER COMPUTER

5

10 FIELD OF THE INVENTION

This invention relates to small low power computers, in particular battery operated computers using liquid crystal displays.

BACKGROUND OF THE INVENTION

- Personal computers have become faster and smaller in recent years. Desk top computers typically use household power and run commercially available software written for execution through an operating system such as MS-DOS® (MS-DOS® is a registered trademark of Microsoft
- 20 Corporation) or Unix® (Unix® is a registered trademark of American Telephone & Telegraph). In addition to the computing unit, these computers include a monitor for displaying information to the user and a keyboard for receiving information from the user. They may include
- 25 disk drives, a printer, a communications modem, and may include even more peripheral devices. Since the computer must be compatible with commercially available software, a basic input/output system (BIOS) which is unique for each computer converts commands generated by the operating
- 30 system or application program to specific machine commands implemented by the hardware of the machine. These computers include an internal clock which operates continuously when the machine is turned on and controls the central processor to access memory, load registers,

read and write to disk, detect keyboard use, and control a display, all operations synchronized with cycles of the internal clock. In addition, if the computer accesses an external port, the external communications may be

5 controlled by an asynchronous clock through a UART (universal asynchronous receiver/transmitter). The power used by these desk-top wall-plug computers has not been of particular concern because it is small when compared with power used by other appliances which also use the same 10 power source.

Methods for reducing power used by a computer have included using CMOS circuitry, and using liquid crystal display monitors rather than cathode ray tube monitors or plasma display technology.

There exists a class of small, lightweight computers which have been designed for low power and may use batteries. These computers do not have the computing capability of a desk top machine nor the ability to run the full range a commercial software and operating systems 20 available for desk top machines. They typically have reduced display resolution and inconvenient keyboards.

Another class of computers generally described as lap top computers are battery operated, portable, and may run a broad range of commercial software. However, these lap top computers are powered by bulky rechargeable batteries and can only operate for a few hours before requiring the batteries to be recharged.

SUMMARY OF THE INVENTION

The present invention provides a computer combining
30 many features which allow the computer to occupy a small
space and allow for operation of the computer using
considerably lower power than that of the lap top
computers presently available, and yet which has the
computing power of a desk-top IBM XT or AT and a display
35 monitor which can display 80 characters by 25 lines. A
test of one XT compatible computer shows a battery life of

about 100 hours of operation with two AA alkaline batteries. A preferred embodiment uses standard batteries widely available, so that this computer can continuously serve a user travelling to remote parts of the world.

- 5 That is, spare batteries can be easily carried (a single AA size battery, for example, is less than two inches long and one inch thick) and may be purchased widely just as are batteries used in most flashlights and portable radios. The preferred embodiment could use any battery
- 10 which met the form factor of the compartment and had the same approximate electrical specifications. Another embodiment could use a battery other than AA size batteries.

Thus, the computer operates effectively on

15 inexpensive batteries that, as in the example of AA
batteries, initially provide about 1.6 volts, and as they
are drained later provide only about .8 volts. Prior art
computers require batteries that provide a level amount of
voltage during their useful lives.

- In a preferred embodiment the computer is housed in a two-part low profile rectangular case hinged along one long edge and latched at an opposite edge. The hinge extends along a back edge of the case and rotatably joins upper and lower portions of the case. This hinge is described in commonly assigned U.S. application serial no. 07/373,769 invented by Noah L. Anglin entitled "HINGE FOR
- HAND HELD COMPUTER", incorporated herein by reference.

 The case is preferably of a plastic such as polycarbonate and/or ABS plastic or both. The case is of molded

 30 construction.

A lower portion of the case includes a keyboard, one or two memory cards, batteries, and most of the integrated circuit components of the computer. The integrated circuit components in this lower portion are attached to the lower side of a printed circuit board which occupies most of the rectangular area encompassed by the case. Included in these integrated circuit components are two

ASIC (application specific integrated circuit) chips. In order to conserve space, particularly vertical space, these ASIC chips are put on the board without the usual packaging. Such packaging (which is omitted) would 5 include a plastic or ceramic protective cover surrounding a lead frame which connects interior pin-outs to exterior pins. The unpackaged chip is bonded directly to the lower printed circuit board, thereby saving both horizontal and vertical space in the present very compact structure. The 10 microprocessor chip is also attached directly to the printed circuit board without intervening packaging, which reduces connection points and cost.

Also attached to the lower side of this printed circuit board are connectors for receiving removable

15 memory cards, preferably at least two connectors for two cards. These connectors are the same thickness as the card itself. No circuit components are located on that part of the printed circuit board adjacent to where the memory cards are placed, so that the memory cards fit

20 within the existing envelope of the computer housing. A tray for holding a memory card which forms part of the lower case is described in detail in commonly assigned U.S. application serial no. 07/374,409 invented by Noah L. Anglin and Peter F. Cadwell entitled "MEMORY CARD TRAY FOR PORTABLE COMPUTER", incorporated herein by reference.

At one or several edges of the printed circuit board are pads to which traces extend from pins of the integrated circuit chips to which test signals are applied during manufacturing. These pads are accessed with edge connectors which are designed to slip over an edge of the board and make electrical contact with the pads. This avoids the need for applying test probes to the interior of the circuit board and thereby saves time and avoids testing mistakes.

The upper side of the same printed circuit board in the lower portion of the case serves as a back plate for the keyboard. Traces for electrically detecting each key state are applied directly to the upper side of this printed circuit board. The keyboard includes a keyplate through which extend a plurality of keys. The keys press corresponding cones in an insulating flexible membrane, each cone including a conductive flexible pad which in a compressed position spans conductive traces on the printed circuit board and in a non-compressed position leaves these conductive traces unconnected.

The keyboard occupies most of the inner surface of 10 the lower case, occupying more than half, and preferably 70% or more of the surface area of the inner surface of the lower case.

The upper side of this printed circuit board also includes traces for detecting a machine reset. As a novel feature of the present invention, reset is activated by inserting a pointed object such as a pencil point through an opening in the keyboard and pressing an electrically conductive pad rather than by pressing a key or combination of keys.

- As another novel feature of the present invention, one of the keyboard keys is an on/off toggle key. The computer never turns completely off, but in the off state operates only a low frequency clock which keeps time-of-day.
- After testing of the lower printed circuit board and installation of the membrane during assembly of the computer, the keyplate which holds the keys in position is welded to the lower portion of the case in order to achieve accurate registration of the keys, the membrane, 30 and the traces.

Located between the hinge and the keyboard area is a compartment including batteries and a capacitor. This capacitor is sufficient to maintain volatile memory with the computer in the off state while batteries are being 35 changed. The batteries are covered by a plate which is imprinted with descriptions of a top row of keyboard function keys, these function keys being located just

adjacent to the battery cover plate. In one embodiment, four notations in four different colors are imprinted on the cover plate adjacent each function key. Keys for "shift", "alt", "ctrl", and a special logo key are correspondingly colored to indicate to a user that combining the "shift", "alt", "ctrl", or the logo key with the adjacent function key produces the function noted in color adjacent the function key. Alternate cover plates, tapes for attaching to the cover plate, or cards for placing adjacent this cover plate may be provided for use with different software packages.

An upper portion of the case houses a liquid crystal display plus a separate power supply for the liquid crystal display. In one embodiment a space is provided 15 between the display and the outside of the upper case for insertion of a display back light powered by separate batteries or other power source. This back light is described in detail in commonly assigned U.S. application serial no. 07/276,167, the contents of which is incorporated herein by reference. The power supply for the liquid crystal display is described in detail in commonly assigned U.S. application serial no. 07/374,340 invented by John. P. Fairbanks, Andy. C. Yuan, and Lance

- T. Klinger, entitled "POWER SYSTEM AND SCAN TECHNIQUE FOR 25 A LIQUID CRYSTAL DISPLAY", attorney docket no. M-806, incorporated herein by reference. The liquid crystal display occupies most of the entire area enclosed by the upper portion of the case, with a narrow frame surrounding the liquid crystal display and its cover.
- The display when displaying characters shows 25 lines of 80 characters per line. A line of characters is typically 8 pixels tall so that the standard 25 lines of text are displayed using 200 rows of pixels.

 Additionally, a status line using one or more rows of
- 35 pixels at the top, bottom or both, of the display are provided for showing status of various software programs and hardware conditions. Coordinating with these

displayed status lines are imprinted legends along the top, bottom, or both margins of the display frame for indicating to the user the meanings represented by these status lines. As with the keyboard, different legends can 5 be provided for different software packages.

The supporting mechanism for the liquid crystal display is described in commonly assigned U.S. application serial no. 07/359,191 invented by Noah L. Anglin, and entitled "LIQUID CRYSTAL DISPLAY MOUNTING STRUCTURE", 10 incorporated herein by reference.

Since separate power supplies are located in the two portions of the computer case, the number of current carrying lines which must extend between the upper and lower housing is minimized. A cable including these lines extends from the lower to the upper portion of the case and is located toward the interior of the computer from the hinge axis. The cable has sufficient length to span from its lower point of connection to its upper point of connection when the computer case is fully open. The spiral design of the cable acts as a spring so that when the computer is closed, the excess cable slack is taken up in a cable cover located in the upper or lower portion of the case, preferably lower. This cable cover protects the cable from excess flexure, assuring long life.

This arrangement of the components allows for the computer to fold to a very compact size for being carried and to open to a convenient size in which the two components which interface with the user, namely the keyboard and the display, are large enough to be convenient. To further reduce thickness, the keys are made so that some keys are pressed by the display upon closing the computer case. Preferably, these are the front (lower) row of keys.

In one embodiment, the keyboard is controlled such

35 that a multiplicity of key presses does not cause an
executing program to cease operation. The on/off key is a
key not depressed when the case is closed. When the

on/off key is pressed to toggle the computer to its off state, other keys are deactivated such that pressing the other keys upon closing the case is not detected by the computer. When the computer is in this off state, the processor does not lose its place in the program which was running. All memory remains static but execution is halted until the machine is moved out of the off state. While in this off state, timer interrupts are processed allowing time of day updating, and allowing software which uses the time of day interrupt to process the interrupt.

The computer of the present invention includes a power management system which maintains as many components of the computer in an off state for as much time as possible even when the computer is on. Individual 15 components can be turned off while other components remain Components of the machine which can be turned off while the machine appears to a user to be on include the oscillator and clock which cycle the central processor, another oscillator and clock which control the display, a 20 direct memory access (DMA) clock tied to the central processor oscillator which controls direct memory access circuits, and an oscillator and clock for communication to an external port. While the machine is turned on, that is, while the display is on and the machine is responding 25 to user input, the hardware detects activities for which some parts of the machine can be turned off. These clocks can actually be turned off while the user is in the midst of executing a program. For example, when a user is executing a word processing program, the clock which 30 controls the central processor is turned off for most of the time between one keystroke and the next.

In a preferred embodiment, four activities are monitored for determining when parts of the machine can be turned off: the state of the on/off switch, keyboard presses, software activity and clock ticks generated by a low frequency clock and a divider circuit. When these activities are not occurring, certain clocks and devices

driven by the clocks are turned off. Because in a preferred embodiment CMOS circuitry is used, which uses most of its power when switching, turning off oscillators and their associated clocks greatly reduces power

- 5 consumption of the system. Turning off devices themselves also reduces power. This power management system is described in detail in commonly assigned U.S. application serial no. 07/373,440 invented by Leroy D. Harper, Grayson C. Schlichting, Douglas A. Hooks, Ian H. S. Cullimore, and
- 10 Gavin Bradshaw, attorney docket no. M-924, entitled "POWER MANAGEMENT SYSTEM FOR LOW POWER COMPUTER", incorporated herein by reference.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1. Perspective view of the computer.

15 Figure 2. Exploded view of keyboard.

Figure 3. System diagram showing interconnections of the integrated circuit chips.

Figure 4. A circuit board, front side.

Figure 5. Circuit board of Figure 4, rear side.

Figures 6A, 6B. Attachment of IC's to a circuit board.

Figure 7. A test structure.

Figures 8A, 8B. A computer reset structure.

Figure 9. A border plate, display and keyboard.

25 Figures 10A to 10Ce. Schematics of a peripheral ASIC.

Figures 11A to 11Ad. Schematics of a system ASIC. Appendix A is an I/O map.

Identical reference numbers in various figures refer 30 to identical or similar structures.

<u>DETAILED DESCRIPTION OF SOME PREFERRED EMBODIMENTS</u> <u>Overview of System Components</u>

Fig. 1 shows a perspective view of the computer showing upper case 110a, lower case 110b, display 112, 35 display frame 113, keyboard 118, key plate 118a, battery

cover 123, hinge 111, latch 114, memory card tray 125, and display indicator graphics 130.

Fig. 2 shows an exploded view of the computer keyboard 118 showing keyplate 118a with keys such as 181, 5 182, and 183, membrane 128 with cones such as 281, 282, and 283 each holding a conductive pad (not shown), and printed circuit board 138.

Membrane 138 is elastomeric, and protrudes upward in a plurality of locations to form a plurality of

10 elastomeric cones, one beneath each key, for example cones 281, 282, and 283 beneath keys 181, 182, and 183 respectively. Each cone is truncated at a flat (or relatively flat) upper surface which is contacted by an underside of its corresponding key. Extending downward

15 from the flat upper surface of each of the elastomeric cones into the interior of the respective cone is an elastomeric conductive pill. When a key is pressed, its corresponding cone is compressed, moving its corresponding pill into position to span conductive traces (not shown)

20 on the printed circuit board 138.

Figure 4 shows a first side of the printed circuit board 138 including IC chip mounting areas 302, 304, 306.

Figure 5 shows the rear (i.e., second) side of the printed circuit board 138 including key contacts such as 25 310, 312, etc. to which conductive traces such as 318, 320, etc. are connected.

Figure 6A shows in a side view how one IC chip 340 is electrically connected to printed circuit board 138 by bond wires 342, 344, etc. from pins 346, 348, etc. on chip 30 340 to bonding pads 350, 352 on printed circuit board 138. IC chips such as 340 thus preferably do not have the usual lead frame packaging. Figure 6B shows a top view of Figure 6A.

Figure 7 shows a test structure as provided on 35 printed circuit board 138. As shown, five separate test interconnect areas are provided, 360, 362, 364, 366, 368, each consisting of several pads such as 370, 372 to which

test signals are provided by test cables such as 380.

Test cable 380 is connected to printed circuit board 138 only when testing is to be performed. Card edge test connector 382 connects test cable 380 to the pads 370, 5 372, etc. As shown, indicating locator such as 390, 392 are provided as cut outs in the edge of printed circuit board 138 to locate the card edge test connectors such as 382. Note that as shown in Figures 4 and 5, such a test structure is provided on both sides of printed circuit 10 board 138.

Figure 8A shows a top view including dimensions of a portion of the keyboard 118 of the computer showing key 181 in keyplate 118a. Key 181 is partly cut away to expose cone 281.

- Figure 8B shows a cross-sectional view along line B-B in Figure 8A. As shown in Figure 8B (key 181 not shown) a corresponding gap 400 has been left in keyplate 118a exposing cone 281. Thus it is possible to press down on cone 281 with an object (such as a pencil point) through 20 gap 400. Preferably this is done to reset the computer, by compressing conductive pill 402 against traces 404, 406 on printed circuit board 138.
- Fig. 3 shows a chip architecture computer system diagram showing interconnections of the integrated circuit 25 chips physically shown in Fig. 2b plus the LCD driver chips located in the upper case and not shown in Fig. 2b.

The system of Fig. 3 includes an 80C88 microprocessor 16, a Peripheral ASIC chip 17, a System ASIC chip 18, and an LCD RAM 15, all physically located on a PCB board.

- 30 This small combination of integrated circuit chips models in one embodiment an IBM XT computer. It may model other computers in other embodiments. They are physically located in the lower portion of the computer casing beneath the keyboard. Also physically located in the
- 35 lower portion of the case is 512K of system RAM 19, a BIOS ROM chip 20, an application ROM chip 21, one or two memory cards 22a and 22b, and expansion port 23, and UART driver

chip 24. VCO and other oscillators 11, and system power supply 13 (which in a preferred embodiment includes two AA batteries) are also located in the lower portion of the case in addition to keyboard 12.

Located in the upper portion of the case is the LCD display, an optional audio transducer, and a separate power supply.

Display driver 14 includes row and column drivers and the analog power supply plus a unique display scan

10 technique which lowers power. The entire system was designed to lower power. In particular, oscillators 11 require low power because they can be turned off when not actively used, a unique feature. The majority of the digital logic is CMOS, including memory 19, BIOS 20,

15 application ROM 21. These draw microamps in the standby state and up to 100 milliamps in operation.

On the reverse side of the PC board is the lower level of the keyboard unit. The contact lines of the keyboard are applied directly to the reverse side of the 20 PC board.

Following is a list of the blocks and lines shown in Fig. 3.

BLOCK 11

VCO/OSCILLATORS. This block contains all of the
25 frequency oscillators used in the system. They include a
display clock oscillator running at about 800 KHz, a
communications clock oscillator running at 1.8432 MHz, a
low frequency oscillator running at 32,768 Hz, and a
voltage controlled oscillator (VCO) which operates between
30 1 and 8 MHz.

There are four oscillators. The oscillator which drives the Processor 16 is voltage controlled, so if there is a sag in the supplied voltage, the frequency will drop to compensate for the lower performance of the CMOS 35 circuits. This also allows the processor speed to be automatically adjusted when the system power supply changes output voltages. At 5 volts all components will

run at 8 mHz. At 3 volts they would not run at 8 mHz but at 2 mHz the system will run. There is a power advantage to running at 3 volts because

$$P = C * V^2 * F$$

- 5 in a CMOS system where P is power, C is a constant, V is voltage, and F is frequency. So changing voltage from 5 volts to 3 volts gives almost a 3:1 power savings. Also, reducing the frequency from 8 mHz to 2 mHz also conserves power.
- In a preferred embodiment there are actually two modes, 5 volts and automatic. In automatic mode, the system moves after a delay from 3 volts to 5 volts when power demand is heavier. When current exceeds a certain level, preferably between 1 and 10 milliamps, the system
- 15 moves to 5 volts. The novel system for moving between two voltage levels is described in detail in commonly assigned U.S. application serial no. 07/374,514 invented by John P. Fairbanks and Andy C. Yuan, entitled "VOLTAGE MANAGEMENT SYSTEMS FOR MULTIPLE VOLTAGE POWER SUPPLY",
- 20 incorporated herein by reference.

OSC IN

These four lines provide the oscillator outputs from block 11 to the Peripheral ASIC 17 for distribution to other parts of the system.

25 OSC GATE

These three lines provide control signals from Peripheral ASIC 17 to block 11 to enable the respective oscillators. These signals are used to enable or disable the oscillators in block 11. There are only three enable

30 signals because the low frequency oscillator is always running.

BLOCK 12

KEYBOARD. This is a standard matrix keyboard arranged in a 6x11 matrix of columns and rows. When a key 35 is pressed, it completes the circuit between a selected row and column. The rows and columns are scanned by the keyboard control circuits within the Peripheral ASIC 17.

The novel feature of Keyboard 12 is that fewer lines are needed between keyboard 12 and ASIC 17. Controller 17 uses only 7 return lines and 11 scan lines for a total of 18 lines to keyboard 12. Conventional keyboards use about 26 lines. Also unlike typical personal computers of today, no chip is dedicated as a keyboard controller. All keyboard control occurs in ASIC 17. Saving a chip saves power and board space.

KBSCAN[0..10]

- These are the keyboard matrix 12 scan lines. The keyboard control circuits within the Peripheral ASIC 17 send out a scan signal on each of these lines individually and monitor the KBCOL[0..5] lines for a signal return.

 KBCOL[0..5]
- These are the keyboard matrix 12 column lines. These lines are monitored during keyboard scanning for a signal which would indicate that a key is pressed providing a path from one of the KBSCAN[0..10] lines to one of the KBCOL[0..5] lines.

20 POKEYN

This is a line from the keyboard 12 which is associated with specially labeled key. When this key is pressed, it provides a path to ground causing a low signal on this line. When said key is not pressed there is no path to ground. The line is pulled up to VDD to assure that its default state is high. This signal is monitored by the Peripheral ASIC 17 and may interact with software running on the processor 16.

ONOFFN

- This is a line from keyboard 12 which is associated with a special key used to turn the computer on and off. When this key is pressed, it provides a path to ground causing a low signal on this line. Otherwise the line is pulled up to VDD to assure that its default state is
- 35 high. This signal is monitored by the Peripheral ASIC 17 and may interact with software running on the processor 16.

MRESETN

This is a line from the keyboard 12 which is associated with the reset opening in the keyboard. When this contact is connected by inserting a pointed object into the opening, it provides a path to ground causing a low signal on the line. This signal is monitored by the Peripheral ASIC 17 which resets the computer when a low transition is detected.

BLOCK 13

SYSTEM POWER SUPPLY. This is the power supply for the majority of the circuits within the computer. One notable exception is the display which has its own power supply located within block 14 as described above. This power supply includes the power source, namely two AA-size batteries, and necessary circuits to provide needed voltages and current for the computer.

SELVDD

This signal into block 13 is used to select from two possible supply modes: high voltage output (SELVDD= Low),

- and automatic mode (SELVDD=Tristate). In another embodiment a low level output on this line forces the power supply into a low voltage mode. In the current invention, low voltage is three volts, and high voltage is five volts. In automatic mode, current demand is sensed,
- approximately 20 milliamperes in the current invention, it moves the voltage output from low to high voltage after a programmed delay. This signal is controlled by a bit within the Peripheral ASIC 17 allowing software to select
- 30 between the high voltage and automatic modes of power supply operation.

LOWBAT

This signal from block 13 to the Peripheral ASIC is used to monitor the voltage of the system batteries. It 35 is low to indicate that batteries are above a predetermined threshold (see discussion of BATMON), and goes high when these batteries fall below the threshold.

This signal is monitored by the Peripheral ASIC 17 and may interact with software running on the processor 16. Since software running on the processor is able to monitor the real time condition of the batteries and determine when 5 the batteries are about to expire, the BIOS will refuse to move from the off state when it is determined that doing so would jeopardize the integrity of the system memory and processor states.

BATMON

This signal is used by the battery voltage monitor circuits in 13. The signal can be manipulated by the processor 16 to set the threshold at which LOWBAT will change states. When BATMON is high, the threshold is 1.8 volts. When it is low, the threshold is 1.6 volts. This is used to sense low and dead battery conditions.

VBAT

This is the battery voltage from the computer batteries which is used by the circuits and power supply within block 14 and ranges between 1.6 and 1.3 volts.

20 SPKD

This is the signal from Peripheral ASIC 17 to the drive circuits of the audio transducer within 14. This signal is controlled by a bit within the Peripheral ASIC 17 which can be manipulated by the processor.

25 LCDPWRN

This signal controls the LCD power supply within 14.

When it is low, the power supply is enabled and running.

When it is high, the power supply is disabled and producing no output. This signal is controlled by a bit 30 within the Peripheral ASIC 17 which can be manipulated by the processor.

LCD CLOCKS

These five signals are used to clock the LCD driver chips within 14. They are generated by the display drive 35 refresh circuits within the Peripheral ASIC 17.

BLOCK 14

VIDEO DISPLAY. This block contains the LCD display

driver circuits, the display power supply, the LCD screen, an audio transducer, and drive circuits for the audio transducer.

LCD driver 14 and LCD RAM 15 control a liquid crystal 5 display screen which is used in the present invention.
LCD driver 14 is described in commonly assigned U.S. patent application serial no. 07/374,340 invented by John P. Fairbanks, Andy C. Yuan, and Lance T. Klinger entitled "POWER SYSTEM AND SCAN METHOD FOR LIQUID CRYSTAL DISPLAY", 10 and incorporated herein by reference.

BLOCK 15

THE LCD RAM 15 is described in commonly assigned U.S. patent application serial no. 07/374,884 invented by Leroy D. Harper, John W. Corbett, Douglas A. Hooks, Grayson

- 15 C. Schlichting, Renee D. Bader, and John P. Fairbanks entitled "VIDEO IMAGE CONTROLLER FOR LOWER POWER COMPUTER", incorporated herein by reference. LCD RAM 15 receives information about characters or graphic images to be displayed on the LCD screen. LCD RAM 15 includes a
- 20 character memory which stores an ASCII representation and display attribute for each display character position, bit map images of each character in the character set currently in use, and a bit map memory where each display pixel on the LCD display is represented. A look-up table
- 25 is also stored which is used by the display controller located within the Peripheral ASIC 17. Additional memory is provided which can be used as nonvolatile data storage. LCD RAM 15 includes two 32K x 8 static RAM chips. These chips store character and attribute data,
- 30 LCD bit map data, character bit map data, and character translation data.

LCDDATA[0..7]

These are the data lines between the display controller within the Peripheral ASIC 17 and both the LCD 35 RAM 15 and the LCD driver chips located within display driver 14. Data is sent from Peripheral ASIC 17 to display driver 14 during display refresh cycles in order

to update data in the driver chips which is ultimately displayed on the LCD display. A two way path exists between Peripheral ASIC 17 and LCD RAM 15 and is used when the display driver circuits in Peripheral ASIC 17 read and 5 write data in the two RAM chips 15.

LCDADDR[0..14]

These are the address lines used to access the two RAM chips in LCD RAM 15. The addresses are generated by display control circuits within Peripheral ASIC 17.

10 VRAMCSN

This signal line from the display control circuits within Peripheral ASIC 17 is used to chip select one of the two RAM chips within LCD RAM 15. Specifically, this line selects the RAM used to store character, attribute, and LCD bit map data. This line is connected to the chip select pin on the RAM chips in LCD RAM 15.

VRAMOEN

This signal line from the display control circuits within Peripheral ASIC 17 is used to enable the currently selected RAM chip within LCD RAM 15 (see discussion of VRAMCSN and VROMCSN) to drive data from the memory location specified by LCDADDR[0..14] onto the data bus LCDDATA[0..7].

VMEMWN

This signal line from the display control circuits within Peripheral ASIC 17 causes the currently selected RAM chip within LCD RAM 15 (see discussion of VRAMCSN and VROMCSN) to latch the data on LCDDATA[0..7] into the address specified by LCDADDR[0..14].

30 VROMCSN

This signal line from the display control circuits within Peripheral ASIC 17 is used to chip select one of the two RAM chips within LCD RAM 15. Specifically, this line selects the RAM used to store character bit maps and 35 translation address data. It is connected to the chip select pin on the RAM chips within LCD RAM 15.

BLOCK 16

80C88 CPU. This is the processor on which the architecture of the computer is based. It may be purchased from Intel Corporation, Harris Semiconductor, or 5 OKI Semiconductor.

S[0..2]

These are processor status pins of microprocessor 16 and are connected to the 8288 compatible Bus Controller cell located with the System ASIC 18. Their function is 10 detailed in the data sheet of both the 80C88 and 8288 components available from Intel Corporation.

LOCKN

This is the processor pin LOCK from processor 16 and is connected to the System ASIC 18.

15 <u>INTR</u>

This is the processor pin INTR which is used to generate interrupts. It is connected to the 8259 compatible Programmable Interrupt Controller cell located within the System ASIC 18. The function of this signal is 20 detailed in the data sheet of both the 80C88 and 8259 components available from Intel Corporation.

SNMI

This signal line is connected to the NMI (non maskable interrupt) pin of the processor 16. A signal on 25 this line is generated by the System ASIC 18 and is the processor 16 non-maskable interrupt. The term nonmaskable interrupt indicates the interrupt cannot be masked by the microprocessor 16. This interrupt can be masked by circuits external to microprocessor 16.

30 <u>AAD[0..7]</u>

Processor 16 address data bus lines. These lines are the multiplexed address and data bus of the processor and connect to the peripheral ASIC 17 and the 8288 compatible Bus Controller cell located with the System ASIC 18.

35 Their function is detailed in the data sheet of both the 80C88 and 8288 components available from Intel Corporation.

WO 91/00523 PCT/US90/03639

- 20 -

AA[8..19]

These are the high order processor 16 address lines. They are connected to both the circuits within the Peripheral ASIC 17, and the 8288 compatible Bus Controller 5 cell located within the System ASIC 18. Their function is detailed in the data sheet of both the 80C88 and 8288 components available from Intel Corporation.

SYSCLK

This is the system clock signal line used to clock
10 both the processor 16 and circuits within the System ASIC
18. The system clock signal is generated within the
Peripheral ASIC 17 (where it is also used) and is derived
either from the VCO oscillator located in block 11 or from
an external source provided on line EXTSYSCLK.

15 CPURDY

This is the READY signal line on the processor 16 and is used to extend processor 16 read and write operations to allow slower devices to interface with the processor 16. The signal on this line comes from the Peripheral 20 ASIC 17. Circuits within the Peripheral ASIC 17, the System ASIC 18 (see SREADY), or external devices connected through the Expansion Port 23 (see IOCHRDY) may use this line to synchronize data transfer with the processor 16.

BLOCK 17

25 PERIPHERAL ASIC

This is one of two ASIC chips preferably used in the present invention. PERIPHERAL ASIC 17 is the interface between the processor and peripheral devices, including keyboard 12, system power supply 13, LCD display driver 30 14, and LCD RAM 15. It also interfaces to oscillators 11 and turns them on and off under software control. A schematic of Block 17 is shown in Figures 10A to 10Ce.

Numbering in the lower right corner of the schematics of Figures 10 and 11 is hierarchical. Each figure 35 includes, in addition to the blocks, a list of signals entering and exiting the block, each signal name surrounded by an arrow. Signals on buses more than one

bit wide have names specifying the number of lines in the bus.

Figures 10 and 11 show in detail a presently preferred embodiment of the invention. The circuits of 5 Figures 10 and 11 are each respectively an application specific integrated circuit chip as implemented by LSI Logic Corporation. Names of lines, buses, and gates meet the specifications of LSI Logic Corporation and can be used to generate a net list of gates to be connected in an 10 ASIC chip.

The PERIPHERAL ASIC 17 (application specific integrated circuit) is one chip of a two chip implementation of an IBM PC/XT compatible computer. A complete PC/XT compatible system may be implemented with this chip, a SYSTEM ASIC 18 (described below), an Intel 8088 compatible CPU, and memory devices. The PERIPHERAL ASIC 17 supports a 640 x 200 pixel LCD display, a 11 x 7 key keyboard matrix, RS-232 communications, time keeping, and power management functions.

The PERIPHERAL ASIC chip performs peripheral functions including RS-232 serial communications, LCD display control, keyboard control, time keeping, and power management. The PERIPHERAL ASIC contains a National Semiconductor 16C450 compatible circuit for serial

25 communications, as well as display controller, keyboard controller, timer, and power management circuits unique to the PQ-XT.

The PERIPHERAL ASIC chip supports serial communication through the use of a National Semiconductor 16C450 compatible UART. The 16C450 compatible registers are located at ports 03F8 - 03FFh, compatible with the COM1 definition for the IBM PC/XT, along with the use of interrupt request IRQ4. The PERIPHERAL ASIC supports enabling/disabling the UART by writing a zero/one to bit 4 of port F6E1h. Disabling the UART causes its registers to disappear from the port map. The UART is enabled upon reset of the PERIPHERAL ASIC.

The PERIPHERAL ASIC supports the time keeping functions used in an IBM PC/XT compatible machine. The circuit utilizes a 32.768 KHz clock reference and divides this to the normal 18.2 Hz(54.9 ms) interrupt request IRQ0 5 used by the BIOS to keep time.

The PERIPHERAL ASIC can also generate interrupts at a much lower frequency, specifically, once every 56.2 seconds. This interrupt frequency is to be used when the machine is idle in order to allow the machine to wake up 10 to update time less frequently and therefore burn less power. A set of registers, port F6E5h(LSB) and port F6E6h(MSB), hold the number of 54.9 ms increments. This provides the BIOS a way to insure that no time is lost if the computer wakes up and returns to the 54.9 ms timer 15 interrupt frequency somewhere in the middle of the 56.2 second cycle. Since the value in ports F6E5 - F6E6h is free-running, it should be cleared before initiating a 56.2 second cycle. This may be accomplished by writing a one to bit 6 of port F6E4h. Returning bit 6 of port F6E4h 20 to zero will allow incrementing to occur.

The PERIPHERAL ASIC is designed to interface to a 11 row by 7 column matrix keyboard. The keyboard controller scans the keys by driving a single row low (to 0) and sampling the column inputs. If a key is down, the

- 25 controller determines whether it is a new push or the key is just being held down. If it is a new push, the controller will generate the appropriate scan code and interrupt the processor via interrupt request, IRQ1. The controller will then suspend sampling until the interrupt
- 30 is cleared by writing a one followed by a zero to bit 7 of port 0061h. Scan codes are read from port 0060h. Table 1 lists the scan code returned for each key in the 11 x 7 matrix. If no key is pushed the controller will continuously scan the keyboard until a key is detected.
- 35 If the last key pushed is held for a sufficient amount of time, the controller will repeatedly interrupt the processor. Keyboard repeat times are broken into two

classifications, the time before the first repeat interrupt, and the time for subsequent repeat interrupts. Repeat times may be programmed by writing to bits 4 - 7 of port F6E0h. Table 2 shows the corresponding repeat times 5 for values written to port F6E0h.

The keyboard controller runs off a 32.768 Khz clock, with each row being scanned approximately 256 times a second. Keyboard scanning may be halted by writing a one to bit 6 of port 0061h. Writing a zero back to bit 6 of port 0061h will resume scanning where the controller left off.

The keyboard controller modifies the scan codes of certain keys depending upon the level of the PQKEYN input. This input, which is grounded when its

15 corresponding key is pushed, will cause certain keys to return an alternate scan code. Table 1 lists the scan codes of those keys affected by the PQKEYN input. Table 2 lists keyboard repeat speeds.

- 24 -

TABLE 1
KEYBOARD SCAN CODES (HEX)

			KEIDOAK	D BURN C	ODES (RE	A)		
	ROW #	COL 0	COL 1	COL 2	COT 3	COL 4	COL 5	COL 6
5	ROW O KEY NM CODE PQ CODE	UP-ARW 48 49	R-SH 36 36	J 24 24	ALT 38 38	F 21 21	: 27 4E	NULL 00 00
10	ROW 1 KEY NM CODE PQ CODE		SP 39 39	DN-ARW 50 51	L, 26 26	Z 2C 2C	H 23 23	INS 52 52
15	ROW 2 KEY NM CODE PQ CODE	D 20 20	K 25 25	G 22 22	, 28 28	R-ARW 4D 4F	DEL 53 53	L-ARW 4B 47
	ROW 3 KEY NM CODE PQ CODE	CTL 1D 1D	U 16 16	P 19 4A	X 2D 2D	B 30 30	, 33 33	NULL 00 00
20	ROW 4 KEY NM CODE PQ CODE	O 18 18] 1B 1B	C 2E 2E	N 31 31	34 34	CAP 3A 3A	A 1E 1E
25	ROW 5 KEY NM CODE PQ CODE	[1A 1A	S 1F 1F	L-SH 2A 2A	V 2F 2F	M 32 32	I 17 17	/ 35 35
30	ROW 6 KEY NM CODE PQ CODE	F2 3C 3C	F5 3F 3F	F8 42 42	\ 2B 2B	E 12 12	TAB OF OF	Y 15 15
35	ROW 7 KEY NM CODE PQ CODE	F10 44 45	F1 3B 3B	SCR 46 46	F4 3E 3E	Q 10 10	F7 41 41	R 13 13
	ROW 8 KEY NM CODE PQ CODE	1 02 02	3 04 04	7 08 08	9 0A 0A	- 0C 0C	5 06 06	= 0D 0D
40	ROW 9 KEY NM CODE PQ CODE	4 05 05	, 29 29	2 03 03	6 07 07	8 09 09	BK-SP OE OE	0 0B 0B
45	ROW 10 KEY NM CODE PQ CODE	ESC 01 01	T 14 14	F3 3D 3D	W 11 11	F6 40 40	PSCR 37 37	F9 43 43

- 25 -

TABLE 2 KEYBOARD REPEAT SPEEDS

	PORT BITS	VALUE	DESCRIPTION
5	F6E0 4-5 4-5 4-5 4-5	0 1 2 3	Initial repeat time of 625 ms. Initial repeat time of 375 ms. Initial repeat time of 281 ms. Initial repeat time of 187 ms.
10	6-7 6-7 6-7 6-7	0 1 2 3	Subsequent repeat interval of 281 ms. Subsequent repeat interval of 187 ms. Subsequent repeat interval of 94 ms. Subsequent repeat interval of 47 ms.

The PERIPHERAL ASIC includes a MDA and CGA compatible display controller. It generates all needed signals, as well as refresh data to drive a 640 x 200 listed LCD (liquid crystal display). The display controller in the PERIPHERAL ASIC may be disabled, allowing for an external controller by writing a one to bit 1 of port F6E1h. The PERIPHERAL ASIC's display controller is enabled upon reset.

The PERIPHERAL ASIC's display controller may respond as either an MDA or a CGA video adapter. Writing a 0/1 to port F6E1 will select MDA/CGA compatibility. The display controller is in MDA mode upon reset. Table 3 defines all the display modes supported by the display controller, including exceptions in compatibility, but functionally the controller has two primary modes of operation, graphics mode and text mode.

TABLE 3 SUPPORTED VIDEO MODES

	VID MODE	DISPLAY CHARACTERISTICS	EXCEPTIONS
5	00 01	40 x 25 b/w text 40 x 25 16-color text	Attributes have fixed color mapp-ing.
	02	80 x 25 b/2 text	
10	03	80 x 25 16-color text	Attributes have fixed color mapp-ing.
	04	320 x 200 4-color graphics	Treated as mode 06.
	05	320 x 200 b/w graphics	
	06	640 x 200 b/2 graphics	

- In CGA graphics mode the screen is mapped into the processor memory space at addresses B8000 BBFFFh in an interlaced fashion. Each bit in the CGA memory space that is written high (i.e., 1) will appear black in its corresponding location on the screen, while each bit written low (i.e., 0) will appear white. The CGA graphics mode standard calls for interlacing scan rows. Thus, the first row of the screen resides at addresses B8000 B804Fh, the second row at BA000 BA04Fh, the third row at B8050 B809F, and so on.
- In text mode the screen is broken into character locations, with a two byte address for each location. The CPU writes ASCII codes for the character (even byte) and its corresponding attributes (odd byte), and requires the controller to manage putting the character bit-map on the screen. The display controller in the PERIPHERAL ASIC does this by mapping the screen into unused CPU memory space, BC000 BFFFF, in a similar non-interlaced fashion to the graphics mode, and then copying each character's bit-map to the appropriate position in this "Bit-map"

 35 memory. This approach allows the controller to refresh the screen using 1/4 the memory cycles needed by

generating the characters "on the fly". This approach

requires an extra 16 Kbytes of additional memory for display purposes. The process of writing the character bit-maps to bit-map memory may be disabled by a write of a one to bit 3 of port F6E1h. The PERIPHERAL ASIC enables automatic updating of bit-map memory upon reset. Character bit maps are stored in ROM, along with a translation address, address of the character position in bit-map memory. The memory map of video memory as well as the character ROM is included in Appendix A.

10 Character attributes with bit 7 high (1) indicate that the character should be blinking. The controller recognizes when a blinking attribute is written to normal video memory and initiates a scan, or search, for characters with blinking attributes. When a character is 15 found, its corresponding location is written in bit-map memory with either the character bit map, if an internal 2 Hz signal is high, or with a blank box if the internal 2 Hz signal is low. This causes a blinking effect to the This scanning is done twice a second for as long 20 as blinking characters remain on the screen. controller scans the video memory and does not find a character with a blinking attribute, the controller ceases memory scanning until a new blinking attribute is written. Blinking characters may be disabled by a write 25 to a CGA or MDA compatible register, or by writing a one to bit 2 of port F6E1h. The blinking circuit is enabled at port F6E1h upon reset.

The CGA standard defines four 4 Kbyte pages of video memory in 80 x 25 text mode, and eight 2 Kbyte pages in 40 x 25 text mode. Only one page may be displayed on the screen at a time, however, the displayed page may be changed by a write to a CGA compatible I/O register. The display controller on the PERIPHERAL ASIC preferably does not handle automatic page changes. Instead it accomplishes page changes by generating a nonmaskable interrupt (NMI). The CPU must then rewrite the newly

selected memory page causing the bit-map memory to be

WO 91/00523 PCT/US90/03639

- 28 -

updated. Three bits indicating the current page may be read from port F6E7 bits 2-4. These bits denote the starting address in 2 Kbyte increments from the beginning of video memory.

The PERIPHERAL ASIC drives the display with the normal column, row, and frame clock signals. clocks are signals used to shift data into the column drivers on the LCD. The column clock outputs are at the same frequency as the display input clock, approximately 10 700 - 900 KHz and alternate activity every 40 clocks. row clock output is active once every 80 column clocks indicating a change in the row to be refreshed. clock is active once every 201 row clocks indicating the beginning of a new frame. The frame clock is every 201 15 rows, because the controller can support refreshing an extra row of pixels, which may be used a status line, or not used at all. The phase output signals (both polarities) toggle a programmable multiple of row clocks. This is to control problematic parasitic bleeding 20 phenomena on the LCD display. The number of row clocks per phase clock change is changed by writing bits 0-1 of port F6EDh. A contrast signal is also generated by the PERIPHERAL ASIC for use in the LCD. This output is a variable duty-cycle 1 KHz signal. By writing to bits 0-3 25 of port F6E0h, the duty-cycle may be changed from 1/16, corresponding to Oh, up to 15/16, corresponding to both Eh

The PERIPHERAL ASIC includes many features for managing power consumption including the ability to power 30 down and disable parts of the machine and stop clocks.

Included is the ability to determine when to disable features. To do this, four special NMI's are generated. The first NMI interrupts the processor when timer interrupt requests, IRQO, have occurred. This give the 35 BIOS the capability of timing events even when the normal timer interrupt vector has been stolen. The second NMI is

These are

generated on keyboard interrupt requests, IRQ1.

used to monitor keyboard input and to allow support for special function keys not supported in the hardware. The third NMI is an interrupt when memory address 00058h has been read. This is an indication that the INT16h software

- 5 interrupt has been called. This is used to determine if the system is idle. Once the software has determined that the machine is idle, it may disable certain computer functions using special I/O ports, thus lowering power consumption. The final and most powerful NMI is the
- 10 On/off key input. This comes from a key on the keyboard that notifies the BIOS that the user wishes to turn the system off. Lower power techniques using these features are disclosed in commonly assigned U.S. application serial no. 07/373,440, invented by Leroy D. Harper, et al.,
- 15 entitled COMPUTER POWER MANAGEMENT SYSTEM, attorney docket no. M-924, incorporated herein by reference.

The processor clock may be disabled with a write to port F6ECh bit 6 with a zero followed by a one. The clock will stop low in the middle of the last I/O write

- 20 cycle and remain low until an interrupt wakes it. An IRQO, IRQ1, IRQ4, or NMI may wake the system, if enabled. Each NMI has a mask bit in a special register and the IRQ's have a separate clock mask bit that will mask it from waking the processor, but not mask the interrupt
- 25 request line from becoming active. The UART clock may be stopped by writing a one to bit 7 of port F6ECh. The charge pump on the RS-232 compatible drivers may be disabled by writing a one to bit 5 of port F6ECh. The LCD display can be turned off by writing a one to bit 3 of
- 30 port F6ECh. This also stops the display clock, refreshing, contrast and all associated signals. Finally, the power supply voltage may be set to 5 Volts with a write of a zero to bit 2 of port F6ECh. This output will go to high impedance with a write of a one to bit 4 of
- 35 port F6ECh forcing the power supply into automatic mode. In this mode, the power supply voltage will be set based on current consumption.

The PERIPHERAL ASIC performs various support functions that contribute to the functioning of the system, such as battery alarm, memory card detection, setting configuration dip switches, and the protection of 5 a 32 Kbyte memory space as an internal disk drive.

A NMI is generated when a LOWBAT signal is active. This signal indicates that the system battery is either low or very low depending upon the value in bit 5 of port F6E4h. This NMI is used to notify the user via 10 the status line in the display and shuts the system down.

The PERIPHERAL ASIC supports two memory cards to be used as either disk drives or executable memory. This support includes NMI's that notify software when they are being removed or inserted, or if the internal RAM card 15 battery is low.

The prior art IBM PC/XT contained dip switches that were read to determine the system's configuration. These switches are implemented in the present invention as latches that may be set by software to return the required 20 value. This switch register is located at port F6E2h.

The PERIPHERAL ASIC includes the ability to replace the video character ROM with a 32 K x 8 SRAM. This enables the RAM to contain the bit-maps and translation addresses and still have 24 Kbytes free for an 25 internal disk drive. This memory is not normally present in the CPU memory space, but may be enabled by writing a one to bit 4 of port F6E4h. The memory will appear from A8000 - AFFFFh.

The PERIPHERAL ASIC can multiplex an external clocking source onto ZSYSCLK, the system clock output, and by-pass the VCOI input. This is accomplished by driving the PERCLKN signal low. This capability was implemented to insert an alternate clock source from a peripheral. If a peripheral is supplying power and there is no worry of depleting the internal batteries or of supply voltages sagging, there is no reason not to allow the system to run at a higher speed, e.g., 8 MHz.

TABLE 4
PIN DESCRIPTION - PERIPHERAL ASIC

	SIGNAL	<u>I/O</u>	ACTI	VE	DIE PAD	DESCRIPTION
	63.5.6	_				<u> </u>
E	SRESET	Ī	HIG		7	System Reset.
9	SYSCLK	Ī	HIG		49	System Clock.
	STEST	I	HIG	H	5	Input to force the
	BUSDRV	I	HIG	H	50	chip into test mode. Input to enable the
10	33576 ==	_			•	bus hold circuitry.
10	AAD[07	}	В	HIGH	20-27	8088 CPU multiplexed Address/Data bus.
	AA[819]	I	HIGH	129-138	8088 CPU High order address bits.
15	S[02]	-	•••		1,2	
13	5[02]	I	HIG	H	28,29,31	8088 CPU status
	SREADY	0	***			signals.
	BREADI	U	HIG	H.	120	Output indicating
						the current CPU
20						cycle controlled by
						the SYSTEM ASIC may
	INTR	0	HIG	.	445	conclude.
		· ·	III G	11	117	Output indicating a
						pending system
25	SNMI	0	HIG	4	124	interrupt.
		_		•	124	Output indicating a
						pending non-maskable interrupt.
	LOCKN	I	LOW		6	
					J	Input indicating the CPU is executing an
30						uninterruptable
						machine cycle.
	SA[019)	0	HIGH	91,92,32	Latched system
					.,,	address bus.
					93-99,66	
35				1	100,67,68	
					101,102	
	6 222000				106-109	
	SX[202	2]	0	HIGH	110,111	Latched high order
40						address bits for 90
40						Avnancian manage
						evhanaton memora
	PRIDIO	7.3	_		·	expansion memory devices.
	RB1P[0	7]	В	HIGH	54-57,59	devices. Data bus for memory
	RB1P[0	7]	В	HIGH	54-57,59	devices. Data bus for memory residing at 60-62
45	RB1P[0	7]	В	HIGH	54-57,59	devices. Data bus for memory residing at 60-62 addresses from
45	_	-			•	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh.
45	RB1P[0	-	В	HIGH	54-57,59 38-45	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory
45	_	-			•	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at
45	_	-			•	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at addresses from 80000
	_	-			•	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at addresses from 80000 - FFFFFh and all
4 5	EXPP[0	- 7]	В	HIGH	38-45	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at addresses from 80000 - FFFFFh and all I/O.
	_	- 7]			•	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at addresses from 80000 - FFFFFh and all I/O. Chip select signals
	EXPP[0	- 7]	В	HIGH	38-45	devices. Data bus for memory residing at 60-62 addresses from 00000 - 7FFFFh. Data bus for memory residing at addresses from 80000 - FFFFFh and all I/O.

						addresses from 00000h(RSO) -
-5	SMEMRN	o	LOW	1	125	7FFFFh(RS15). Signal that enables memory devices to
	G10mgay.		· -	_		drive data onto their corresponding data bus.
10	SMEMWN	0	LOW		126	Signal that indicates to memory devices that data is
					•	available on their corresponding data bus.
15	SIORN	0	LOW		127	Signal that enables I/O devices to drive data onto the data
20	SIOWN	0	LOW		128	bus. Signal that indicates to I/O
	SALE	•				devices that data is available on the data bus.
25	SAUL	O	HIG	н	119	Signal used to latch the CPU address prior to data being
	AEN	0	HIG	H	118	placed onto the bus. Signal indicating that the DMA
30						controller is the current bus master.
	EMCS[03	ij	0	LOW	63-65	Chip selects for the expansion 30 memory
35						devices that are accessed through the memory mapping
	IRQ[07]		I	HIGH	8-10,12	circuitry. Asynchronous
40						interrupt request 13-15,34 signals to the interrupt controller. They
45	DREQ[13	3	I	LOW	46-48	should be held high until acknowledged. Asynchronous DMA request signals to
						the DMA controller. DREQ's should be held until they are
50						acknowledged by the corresponding DACK.
	DACK[13]	0	LOW	113-115	Acknowledge signal from the DMA
55						controller in response to a DMA request and a

				•	successful bus arbitration.
	TC	0	HIGH	116	Output from the DMA controller
5					indicating the
					completion of a DMA
	PERINTR	I	HIGH	4	transfer.
		_	111011	4	An input from the PERIPHERAL ASIC
10					indicating a NMI
	IOCHRDY	I	777.400	_	service request.
	TOCHROI	.	HIGH	3	Input from the I/O
					channel indicating that the I/O or
15					memory device is
					ready to complete
	DISEXPP	0	HIGH	112	the data transfer.
		_		112	Output to the I/O channel indicating
20			•		that the current
					cycle is for
					expansion memory
	VDD		PWR	16,35,53	devices only. +5 Volts
25	TICC			89,121	
	VSS		PWR	17-19,36	Ground
				51,52,69 70,86 - 88	
				103-105	
30				122,123	

BLOCK 18

SYSTEM ASIC chip 18 is the system manager. It comprises four major units, a bus controller, an interrupt controller, a memory manager and a direct memory access 35 (DMA) controller. The bus controller generates input/output and memory control signals. The interrupt controller of SYSTEM ASIC 18 responds to interrupts from the PERIPHERAL ASIC 17, and interrupts from expansion port 23. The direct memory access (DMA) controller in SYSTEM 40 ASIC chip 18 controls access between memory 19 and input/output devices. A schematic of block 18 is shown in Figures 11A to 11Ad.

The SYSTEM ASIC (application specific integrated circuit) is the second chip of a two chip implementation of an IBM PC/XT compatible. A complete PC/XT compatible system may be implemented with this chip, a PERIPHERAL

ASIC 17 as described above, an Intel 8088 compatible CPU, and memory devices. The SYSTEM ASIC supports 512 Kbytes of static RAM, and up to 8 Mbytes of memory in each of four additional devices.

The SYSTEM ASIC chip performs CPU and peripheral support functions including DMA control, interrupt control, bus control, and memory mapping. The SYSTEM ASIC contains Intel 8237, 8259, and 8288, compatible circuits for support of DMA, interrupts, and bus control, 10 respectively, as well as memory mapping circuitry unique to the PO-XT.

The SYSTEM ASIC chip supports DMA through the use of an Intel 8237 compatible DMA controller and additional support circuitry. The 8237 supports 4 independent DMA 15 channels, three of which are available on the SYSTEM ASIC. Channel 0, normally used for DRAM refresh in the IBM PC/XT, is preferably not supported. The 8237 registers are redundantly located at ports 0000 - 000Fh and 0010 - 001F, consistent with the IBM PC/XT implementation.

Four bit page registers provide the upper four bits for each channel to make a 20 bit address for memory accesses. This limits DMA transfers to within a 64 Kbyte page. DMA operations preferably can not occur across page 25 boundaries. The DMA page registers are located at ports 0080 - 0083h, and are redundant in the I/O map up to port 009Fh to be consistent with the IBM PC/XT.

The SYSTEM ASIC chip supports two types of interrupts, normal system interrupts and NMI's

30 (nonmaskable interrupts). Normal system interrupts are supported by an Intel 8259 compatible circuit. These system interrupts are supported in a hardware compatible manner to the IBM PC/XT, with the 8259 residing at ports

NMI's may be generated by the assertion of the PERINTR pin coming from the PERIPHERAL ASIC, or from mapping two different physical pages into the same logical

0020 - 0021h and redundantly up to port 003Fh.

page with the memory mapping circuitry. All NMI's may be disabled using the IBM PC/XT compatible mask register at port 00A0h and redundantly to 00BFh. The memory mapping NMI may be enabled/disabled by writing a one/zero to bit 0 of port F6C4h. The NMI's generated by the PERINTR input are meant to be enabled/disable within the PERIPHERAL ASIC. The memory mapping NMI is disabled upon a hardware reset.

The SYSTEM ASIC generates the memory and I/O
10 control signals with the use of an Intel 8288 compatible
circuit. This circuit decodes the processor status lines
and generates the bus control signals ALE, MEMWRN, MEMRDN,
IOWRN, and IORDN.

Also included in the SYSTEM ASIC is a 2-bit
15 register that controls the automatic insertion of wait
states. The binary value of bits 0-1 written to port
F6C3h causes the insertion of the corresponding number of
wait states. Upon reset, no extra wait states are
inserted. However, a single wait state is inserted on all
20 I/O operations to remain consistent with the IBM PC/XT.

The SYSTEM ASIC interfaces to two external data buses, the EXPP[0..7] which is intended for use as an external I/O and expanded memory bus, and the RB1P[0..7], which is intended to interface to main memory. There are times when either or both of these data buses will not be actively driven. Because the computer is preferably wholly a CMOS system, excessive power may be consumed by

- allowing inputs to float. See commonly assigned U.S. application serial no. 07/373,436, invented by Biswa
- 30 R. Banerjee, entitled BUS TIE-DOWN WITHOUT PULL-UP RESISTORS, attorney docket no. M-949. Therefore, logic is included to drive these buses to a low when ordinarily they would float. The signal BUSDRV when high (1) enables this circuitry.
- The SYSTEM ASIC supports up to 512 Kbytes of 32K x 8 SRAM's at addresses 00000 7FFFFh, and 8 Mbytes of memory in each of four additional devices. The SYSTEM

ASIC supplies 16 chip select signals, RSO - RS15, for use with 32K x 8 SRAM's. RSO selects the lowest 32 Kbytes, followed by RS1 and the other chip select signals.

The SYSTEM ASIC also supports mapping 64 Kbyte 5 pages from any of four devices into the any of the four 64 Kbyte pages at addresses C0000 - CFFFFh, D0000 - DFFFFh, E0000 - EFFFFh, F0000 - FFFFFh. The paging for each memory segment is accomplished with the use of two registers. The first is a four bit register used to 10 select which of the four possible devices is to be mapped into the corresponding segment. Table 1 defines the function of each bit in the device mapping registers. second is a seven bit register used to select which 64 Kbyte page within the selected device is to be mapped into 15 the corresponding segment. This second register contains the top seven bits of a 23 bit address used when accessing the selected device. Thus each device may contain up to 8 Mbytes of memory. Table 2 defines the function and port address of the device page registers.

- The memory mapping circuit also generates a signal, DISEXPP, that is asserted on any bus cycle where memory mapping occurs. This signal is to be used to disable peripherals that respond to memory in the C0000 FFFFFh memory space when a mapping operation is
- 25 occurring. This signal is also asserted when bit 4 is set in the register at port F6E4h and an access to a memory location from A8000 AFFFFh is in process. This is to disable peripherals that respond to A8000 AFFFFh when accessing the protected memory supported by the PERIPHERAL 30 ASIC.

	Port Address	Bit	TABLE 5 Value	Description
	F6C0	0	1	Map device connected to
5		1	1	EMCS0 to C0000 Map device connected to EMCS1 to C0000
	00h at Reset	2	1	Map device connected to EMCS2 to C0000
10		3	1	Map device connected to EMCS3 to C0000
		4	1 '	Map device connected to EMCS0 to D0000
15		5	1	Map device connected to EMCS1 to D0000
15		6	1	Map device connected to EMCS2 to D0000
	F6C5	7 0 ·	1	Map device connected to EMCS3 to D0000
20		1	1	Map device connected to EMCSO to E0000
	80h at Reset	2	1	Map device connected to EMCS1 to E0000 Map device connected to
25		3	1	EMCS2 to E0000 Map device connected to
		4	1	EMCS3 to E0000 Map device connected to
		5	1	EMCSO to F0000 Map device connected to
30		6	1	EMCS1 to F0000 Map device connected to
		7	1	EMCS2 to F0000 Map device connected to
				EMCS3 to F0000

6

	Port Address	Bit	<u>Value</u>	Description
40	F6C1	0-6	0-7Fh	Device page to be mapped
	F6C2	0-6	0-7Fh	to C000000h at Reset Device page to be mapped
	F6C6	0-6	0-7Fh	to D000000h at Reset Device page to be mapped
	F6C7	0-6	0-7Fh	to E000000h at Reset Device page to be mapped to 0000FFh at Reset

45 SRESET

The signal line is used to reset circuits within the System ASIC 18, and the processor 16. A signal on

this line is generated within the Peripheral ASIC 17 (where it is also used) and is a logical inversion of the signal on line MRESETN.

Generated from the Peripheral Interrupt Control circuits within the Peripheral ASIC 17, the signal on this line is used to alert programs running on the processor 16 of various hardware and software conditions. The signal connects to the System ASIC 18 where, if enabled within 10 system ASIC 18, it can reach the processor 16 on the SNMI

EXPP[0..7]

signal.

PERINTR

This is the bidirectional data bus line between the Peripheral ASIC 17, the expansion port 23 and the 15 System ASIC 18. The System ASIC 18 is the gateway for all data to and from the processor 16.

IRO(0..1.4)

Interrupt request signals on line IRQ0, IRQ1, and IRQ4 are all generated within the Peripheral ASIC 17 and 20 corresponding to timer tick interrupt, keyboard interrupt, and UART interrupt, respectively. The signals on these lines are connected to the pins IRO, IR1, and IR4 respectively of the 8259 compatible Programmable Interrupt Controller cell located within the System ASIC 18.

25 SREADY

This line is used by the System ASIC 18 to synchronize slow data transfer with the processor 16. This line may reflect the condition of circuits within the System ASIC 18 itself, or the condition of the signal 30 IOCHRDY from the Expansion Port 23. The signal on this line is routed through the Peripheral ASIC 17 before reaching the processor 16 on signal line CPURDY. SALE

This is the address latch enable signal line from 35 the 8288 Bus Controller compatible cell within the System ASIC 18. The signal on this line is used internally by circuits within the System ASIC 18, those located within

the Peripheral ASIC 17, and peripherals connected to the Expansion Port 23. This signal is used to strobe the address into the address latches and indicates that AAD[0..7] and AA[8..19] contain a valid address.

5 AEN

The Address Enable signal line from the 8237 compatible Programmable DMA controller cell within the System ASIC 18. When the signal on this line is high, it indicates that a DMA cycle is taking place. It is used internally by circuits within the System ASIC 18, those located within the Peripheral ASIC 17, and peripherals connected to the Expansion Port 23.

SIORN

An I/O read strobe signal is generated on this

15 line by the 8288 Bus Controller compatible cell within the
System ASIC 18. It is used internally by circuits within
the System ASIC 18, those located with the Peripheral ASIC
17, and peripherals connected to the Expansion Port 23.
When this line is low, it indicates that the processor 16
20 is requesting data from an I/O device.
SIOWN

An I/O write strobe signal on this line generated by the 8288 Bus Controller compatible cell within the System ASIC 18. It is used internally by circuits within 25 the System ASIC 18, those located with the Peripheral ASIC 17, and peripherals connected to the Expansion Port 23. When this line is low, it indicates that the processor 16 is writing data to an I/O device.

SMEMRN

A memory read strobe signal on this line is generated by both the 8237 Programmable DMA Controller and the 8288 Bus Controller compatible cells within the System ASIC 18. When this line is low, it indicates a data Read Request from a memory device. It is used by circuits within the Peripheral ASIC 17, 512k System RAM 19, Memory Cards 22a and 22b, BIOS ROM 20, APPS ROM 21, and peripherals connected to the Expansion Port 23.

SMEMWN

A memory write strobe signal is generated on this line by both the 8237 Programmable DMA Controller and the 8288 Bus Controller compatible cells within the System 5 ASIC 18. It is used by circuits within the Peripheral ASIC 17, 512k System RAM 19, Memory Cards 22a and 22b, and peripherals connected to the Expansion Port 23. When this line is low, it indicates that data is to be written to a memory device.

10 RSPWRN

This line carries a signal from the Peripheral ASIC 17 used to enable the power supply within the RS232/TTL Level Shifter 24. This signal is controlled by a bit within the Peripheral ASIC 17 which can be 15 manipulated by the processor 16. When it is high, the power supply circuits are enabled.

TTL OUT

These signal lines are SOUT, RTSN, and DTRN. The signals on these lines are generated by the 16450

20 compatible UART within the Peripheral ASIC 17 and connect to TTL level inputs on the level shifter circuits in 24. The function of these signals is discussed in the data sheet for the 16450 UART available from National Semiconductor.

25 TTL IN

These signal lines are SIN, CTSN, DSRN, and DCDN.

The signals on these lines are translated from RS232
levels to TTL by the level shifter in 24 and presented to
input pins of the 16450 compatible UART within the

30 Peripheral ASIC 17. The function of these signals is
discussed in the data sheet for the 16450 UART available
from National Semiconductor.

IOCHKN

The I/O channel line checks the signal from the 35 Expansion Port 23 which is used to indicate a problem with a peripheral. This signal is monitored by the Peripheral ASIC 17 and may interact with software running on the

processor 16.

PERCLKN

This line indicates to the Peripheral ASIC 17 which source is to be used as the system clock, SYSCLK.

5 When low, the VCO oscillator is used. When high,
EXTSYSCLK is used. This signal is provided by the
Expansion Port 23.

EXTSYSCLK

This line carries the external input clock signal 10 which may be used to derive the system clock SYSCLK if selected using signal PERCLKN from the Expansion Port 23. This signal is an input to the Peripheral ASIC 17.

CARD DETECTS

These lines carry four card detect signals from

15 the Memory Cards 22a and 22b which are provided to the

Peripheral ASIC 17. For each of the two cards, a signal
is provided to detect the card outside the card connector,
and another signal to indicate if the card is fully
inserted into the connector.

20 CARD ALARMS

These lines carry two card battery alarms provided from the Memory Cards 22a and 22b to the Peripheral ASIC 17. The alarms indicate if the internal battery used in RAM memory cards needs replacing.

25 BLOCK 24

RS232/TTL LEVEL SHIFTER. Digital circuits used in the present invention operate at switching voltage thresholds conventionally known as TTL. The RS232 standard which is used in serial communications includes switching voltages incompatible with the digital circuits used elsewhere in the invention. To convert between the TTL signals of the UART located within the Peripheral ASIC 17 (see TTL OUT, TTL IN) to RS232 signals made available on the Expansion Port 23, a level shifter is used. In the present invention, this is accomplished by a MAX241 device available from MAXIM.

BLOCK 19

512k SYSTEM RAM.

The main processor system RAM arranged as $512k \times 8$ bits using sixteen conventional $32k \times 8$ chips.

5 BLOCK 20

BIOS ROM. A ROM (read only memory) used to hold software which is nonvolatile and shipped with the computer. This ROM may contain BIOS control code, application programs, operating system files, and miscellaneous 10 other data.

BLOCK 21

APPS ROM. A ROM is used to hold software which is nonvolatile and shipped with the computer. This ROM may contain BIOS control code, application programs, operating 15 system files, and miscellaneous other data.

BLOCK 22

This block includes blocks 22a and 22b, which are two identical removable memory cards which are accessible to the processor 16 when inserted into the computer.

20 SYSTEM SERIAL NUMBER

A space is provided within BIOS ROM 20 (or alternatively in other ROM in the computer) for a system serial number unique to each individual computer. This serial number is programmed into the read only memory at 25 the time of manufacture and cannot be changed by the user. Access to the serial number is provided by means which are known to the user only by means of information provided by the manufacturer as described below.

This serial number is useful for data entry and tracking at a repair center, for providing an additional level of security for the computer user for entry into an external secure local or remote network, for deterring theft and for allowing software vendors to serialize applications programs for individual computers. The serial number is used by matching it with an external list of serial numbers.

Preferably the serial number is 32 bytes and

includes an eight byte serial ID number, and attributes such as a two byte country of manufacture, a two byte native country code, a one byte ROM size (expressed in megabits), and a four byte configuration code for ROM contents, plus 14 reserved bytes and a one byte checksum. In one embodiment, the serial number is encrypted.

Software access to the serial number is provided by SAI function 30h, Service 1, accessed by means of software interrupt 66. This returns:

DX:AX pointing to ASCIIZ

(zero terminated) unencrypted string.

Thus, for example, access by software is attained by:

Setting up the processor register for the SAI call involving software interrupt 66h.

Looking at the ASCIIZ string returned, pointed to by address DX:AX.

Alternatively, access to the serial number is attained by examining the contents of physical address 20 such as E0040h on the 128 Kbyte system ROM. This page is not mapped into the address space at start-up, and so must be explicitly mapped in to gain access. Thus physical access in this example is attained by:

Setting up the processor registers.

Writing to the ASIC I/O port to map in the E segment of system ROM.

Looking at address E0040h, (i.e., E004:0000).

BLOCK 23

15

EXPANSION PORT: This circuitry is used to

30 interface between the computer and external peripheral
devices. This port preferably contains all signal lines
necessary to be compatible with the IBM PC XT expansion
bus. Beyond the standard definition of what is included
in such a compatible bus, this bus allows a peripheral to

35 provide both the system power and system clock. Included
in this connector are also the RS232 signals which usually
require a separate connector.

INDICATOR GRAPHICS

As shown in Figure 9, indicator graphics 130 include legends 500, 502, etc. imprinted along the margin of the display 112. These legends such as 500, 502, are 5 used in conjunction with an adjacent status line (not shown) located on the display 112 for indicating to the user the status of software programs and hardware conditions such as a low battery, caps lock, scroll lock, shift lock, or similar data. Preferably an audio sound, 10 such as from a piezoelectric transducer (not shown), is also used to direct the user's attention to the display indicators.

KEYBOARD GRAPHICS

The computer also includes a second set of symbols such as 516, 518, 520, 524 as shown in Figure 9 imprinted on a margin of the keyboard 118a. These symbols such as 516, 518, 520, 524 describe the functions of an adjacent row of keyboard function keys (not shown). In one embodiment, four symbols in four different colors are 20 provided adjacent each function key. Keys for "shift", "alt", "ctrl", and a special logo key (not shown) are correspondingly colored to indicate that simultaneously pressing the "shift", "alt", "ctrl", or the special logo key with the adjacent function key produces the functions 25 noted in color by the symbol 502, 504, etc., adjacent to the function key.

The above description of the invention is illustrative and not limiting; further embodiments will be apparent in light of the invention.